

What is claimed is:

Sub A1

- 1 1. A method of speculative execution, comprising:  
2 determining whether a mode is run-ahead execution or normal execution;  
3 and  
4 upon a cache hit for a first cache line during run-ahead execution, setting a  
5 protection bit associated with the first cache line.
- 1 2. The method as in claim 1, further comprising:  
2 upon a cache miss for a second cache line during run-ahead execution,  
3 evicting an unprotected cache line.
- 1 3. The method as in claim 2, further comprising:  
2 upon a cache miss for the second cache line during run-ahead execution,  
3 replacing the evicted cache line with the second cache line and  
4 setting a protection bit associated with the second cache line.
- 1 4. The method as in claim 1, further comprising:  
2 upon starting normal execution, clearing all protection bits.
- 1 5. The method as in claim 1, further comprising:  
2 upon starting run-ahead execution, clearing all protection bits.
- 1 6. A method of replacing cache lines during run-ahead execution, comprising:  
2 finding a potential victim in a cache;  
3 determining whether a protection bit is set for the potential victim; and  
4 evicting the potential victim only if the protection bit is clear.
- 1 7. The method as in claim 6, further comprising:  
2 allocating a cache line into the cache to replace the potential victim; and





1     18.     The processor as in claim 16, wherein  
2             at least one of the plurality of identifiers to indicate whether the associated  
3             cache line was allocated during speculative execution and has yet to  
4             be touched during normal execution.

1     19.     The processor as in claim 15, the cache further comprising:  
2     a cache data memory; and  
3     a cache directory to determine hits or misses and to store address tags of  
4     corresponding cache lines currently held in the cache data memory,  
5     the cache directory to store the identifiers.

1     20.     The processor as in claim 15, the cache further comprising:  
2     a cache controller to implement a cache strategy for moving data into and  
3     out of the cache data memory and the cache directory, the cache  
4     controller to store the identifiers.

21. A multiprocessor computer system, comprising:  
a plurality of processors, each one of the processors having prefetcher logic  
and being capable of speculative execution;  
at least one main memory;  
at least one communication device coupling the plurality of processors to the  
at least one main memory;  
a plurality of caches having a plurality of cache lines, each one of the  
plurality of caches associated with one of the plurality of processors;  
and  
a protection bit associated with each of the cache lines in each of the  
plurality of caches, each protection bit to protect a cache line from  
premature eviction during speculative execution.

1 22. The multiprocessor computer system as in claim 21, further comprising:  
2 control logic associated with the plurality of caches to manage the protection  
3 bits.

1    23.    The multiprocessor computer system as in claim 22, further comprising:  
2    at least one cache controller associated with the plurality of caches;  
3    wherein the control logic resides in the at least one cache controller.

1     24.     The multiprocessor computer system as in claim 21, further comprising:  
2     a plurality of tag arrays associated with each cache;  
3     wherein the protection bits reside in each tag array associated with each  
1     cache.

1 25. A computer system, comprising:  
2 a main memory;  
3 a processor;  
4 a bus to connect the main memory and the processor;  
5 a cache associated with the processor, the cache having a plurality of cache  
6 lines; and  
7 a protection bit associated with each of the cache lines in each of the  
8 plurality of caches, each protection bit to protect a cache line from  
9 premature eviction during speculative execution.

1    26.    The computer system as in claim 25, wherein  
2    the cache is a level one (L1) cache.

1     27.     The computer system as in claim 26, wherein  
2     the level one (L1) cache is on the same chip die as the processor.

1 28. The computer system as in claim 25, wherein

the cache is a level ~~two~~ (L2) cache.

Sub A1

add #57

094502012300